Effect of dual gate control on the alternating current performance of graphene radio frequency device

Wenjuan Zhu, Tony Low, Damon B. Farmer, Keith Jenkins, Bruce Ek, and Phaedon Avouris

Citation: Journal of Applied Physics **114**, 044307 (2013); View online: https://doi.org/10.1063/1.4816443 View Table of Contents: http://aip.scitation.org/toc/jap/114/4 Published by the American Institute of Physics

Articles you may be interested in

Graphene radio frequency devices on flexible substrate Applied Physics Letters **102**, 233102 (2013); 10.1063/1.4810008

Impact of gate resistance in graphene radio frequency transistors Applied Physics Letters **101**, 143503 (2012); 10.1063/1.4757422

Graphene field-effect transistors with self-aligned gates Applied Physics Letters **97**, 013103 (2010); 10.1063/1.3459972

Multicarrier transport in epitaxial multilayer graphene Applied Physics Letters **97**, 112107 (2010); 10.1063/1.3485671

Realization of a high mobility dual-gated graphene field-effect transistor with Al_2O_3 dielectric Applied Physics Letters **94**, 062107 (2009); 10.1063/1.3077021

Atomistic full-band simulations of monolayer MoS₂ transistors Applied Physics Letters **103**, 223509 (2013); 10.1063/1.4837455





Effect of dual gate control on the alternating current performance of graphene radio frequency device

Wenjuan Zhu, Tony Low, Damon B. Farmer, Keith Jenkins, Bruce Ek, and Phaedon Avouris *IBM T.J. Watson Research Center, Yorktown Heights, New York 10598, USA*

(Received 17 May 2013; accepted 8 July 2013; published online 25 July 2013)

The excellent electrical properties of graphene, such as its high carrier mobility, gate tunability, and mechanical flexibility makes it a very promising material for radio frequency (RF) electronics. Here we study the impact of top and bottom gate control on the essential performance metrics of graphene RF transistors. We find that the maximum cut-off frequency improves as the bottom gate voltage is tuned towards the same polarity as the top gate bias voltage. These results can be explained by the bottom-gate tunable doping of the graphene underneath the metal contacts and in the under-lap region. These effects become more dramatic with device down-scaling. We also find that the minimum output conductance occurs, when the drain voltage roughly equals an effective gate voltage ($V_{eff} \approx V_{TG} + V_{BG} \cdot C_{BG}/C_{TG}$, where V_{TG} and V_{BG} are top and bottom gate voltage, C_{TG} and C_{BG} are the respective gate capacitance). The minimum output conductance is reduced as the bottom gate bias increases, due to the stronger control of the channel from the bottom gate, lessening the influence of the drain voltage on the drain current. As a result of these two influences, when the bottom gate voltage is tuned towards the same polarity as the top gate voltage, both the maximum oscillation frequency (f_{max}) and the intrinsic gain significantly improve. The intrinsic gain can increase as high as 3-4 times as the gain without the bottom gate bias. Tuning the bottom gate to enhance f_{max} and gain will be very important elements in the effort to enable graphene RF devices for practical use. © 2013 AIP Publishing LLC. [http://dx.doi.org/10.1063/1.4816443]

I. INTRODUCTION

Graphene is a monolayer of carbon atoms arranged in a two-dimensional honeycomb lattice.¹ Interest in graphene for radio frequency (RF) applications stems mainly from its high intrinsic carrier mobility,^{2,3} an attribute derived from its unique massless Dirac energy dispersion and weak electron-phonon coupling.⁴ Recent demonstration of high cut-off frequency^{5–8} and wafer-scale integrated circuits of graphene RF devices 9-11 represent technological promises, but challenges still remain. One outstanding challenge is the inability to obtain wellcontrolled current saturation in graphene RF devices,^{6,12–14} an essential property for amplifier devices. Recent studies suggest that device electrostatics such as the channel potential profile and channel-contact interface play limiting roles on the drive current characteristic in graphene devices. This includes observations of quasi-saturation and negative differential resistance (NDR) behavior in graphene devices.^{14,15} In this work, we perform a systematic study of performance metrics of graphene devices, including cut-off frequency, the output conductance, maximum oscillation frequency, and intrinsic gain. For the first time, the effect of a bottom gate bias on maximum oscillation frequency and intrinsic gain are reported. We find that when the bottom gate voltage is tuned towards the same polarity as the top gate voltage, the intrinsic gain increases significantly. This will provide an important path to enable graphene RF devices as competitive RF devices.

II. EXPERIMENT

The graphene was synthesized by the CVD method on copper foil. The detailed growth and transfer of the graphene

was reported by Li et al.¹⁶ After graphene formation, PMMA was spin-coated on top of the graphene layer formed on one side of Cu foil. This foil was then dissolved in a copper etchant. The resulting graphene/PMMA layer was transferred to a SiO₂/Si substrate, where the PMMA was later dissolved in acetone. The SiO₂ thickness was 280 nm. 20 nm Pd/30 nm Au stacks were used as the source/drain contacts. An AlO_x gate oxide was formed by oxidizing an Al layer that was deposited by electron-beam evaporation.¹⁷ This was followed by the deposition of 15 nm of HfO₂ by atomic layer deposition (ALD). 1 nm Ti, 20 nm Pd, and 30 nm Au stacks were used as the gate electrodes. Fig. 1 shows a schematic of a graphene RF device on SiO₂/Si substrate. The RF device width was $20\mu m$ and the length varied from 0.06 to 0.7 μ m. The gate electrode is underlapped with the source/drain electrode. The gap between the source (drain) electrode and the gate electrode was 80 nm.

III. RESULTS AND DISCUSSION

A. Cut-off frequency

The RF characterization of the graphene devices was carried out using an Agilent B1500 parameter analyzer, an E8364C network analyzer, and 40 GHz microwave probes. The network analyzer was calibrated using a Short-Open-Load-Through (SOLT) method and a standard CS-5 substrate. On-chip "open" and "short" structures with exactly the same designs of the working devices were used to deembed the parasitic effects. Fig. 2(a) shows a typical curve of current gain $|h_{21}|$ as a function of frequency. The cut-off frequency f_T is defined as the frequency at which the current gain $|h_{21}| = 1$. The cut-off frequencies were measured at



FIG. 1. Schematics of a graphene RF device on a SiO₂/Si substrate.

various top gate and bottom gate voltage combinations, as shown in Fig. 2(b). The same data were re-plotted as a function V_{TG} - V_{Dirac} at various V_{BG} , and are shown in Fig. 2(c). Notice, that when V_{BG} changes from -40 V to 40 V, the peak hole cut-off frequency reduces, while the peak electron cut-off frequency increases, at a given V_{TG} - V_{Dirac} . The peak cut-off frequency is plotted as a function of bottom gate voltage in Fig. 2(d). It is observed that f_T improves when V_{BG} is tuned towards the same polarity as V_{TG} . This is because the bottom gate changes the channel-contact junction from bipolar to unipolar and at the same time reduces the contact resistance and access resistance in the underlap region, hence reducing the overall device resistance. The asymmetry between the electron and hole f_T at zero bottom gate voltage is due to the initial p-doping caused by the large contact metal work function, which naturally favors a holedominated transport in the channel. In this hole-dominated channel case, tuning V_{BG} to be more negative increases the hole doping in graphene underneath the contact, hence reducing the contact resistance. In the electron transport dominated channel, the contact resistance is determined by the *pn* junction at the channel-contact interface instead, and depends on the details of the electrostatics such as the length of the *pn* transition region. These observations show that contacts and access resistance are playing a limiting role on the device trans-conductance or cut-off frequency.

We find these effects to be more pronounced upon device down-scaling. Figs. 3(a)-3(d) show the maximum f_T as a function of V_{BG} for gate lengths of 0.7, 0.4, 0.2, and 0.06μ m, respectively. From these data, we extracted the relative changes in the maximum f_T at two different V_{BG} (i.e., $V_{BG} = 0$ and ± 10 V) as a function of the gate length, shown in Fig. 3(e). We can see that gate length down-scaling results in a larger V_{BG} modulation of f_T . This is consistent with our argument that f_T is series-resistance limited, since the device resistance is increasingly dominated by the series-resistance as the gate length is down-scaled.

B. Current saturation

In a silicon transistor, current saturation (i.e., g_D approaching zero) can be achieved under appropriate biasing. The large drain bias electrostatically depletes the drain side of



FIG. 2. (a) Current gain $|h_{21}|$ as a function of frequency in a graphene device with 0.4 μ m gate length under -30 V bottom gate bias. (b) Cut-off frequency as a function of top gate voltage at various bottom-gate voltages. (c) Cut-off frequency as a function of $V_{TG} - V_{TG_Dirac}$ at various bottom-gate voltages. (d) Maximum cut-off frequency as function of bottom gate voltage for electron and hole transport.



FIG. 3. (a)–(d) Cut-off frequency as a function of top-gate voltage at $V_D = 0.6$ V with various bottom-gate voltages for channel lengths of: (a) 0.7 μ m, (b) 0.4 μ m, (c) 0.2 μ m, and (d) 0.06 μ m. (e) Cut-off frequency percentage change as a function of channel length at V_{BG} voltages of 10 V and -10 V. f_T is the cut-off frequency at V_{BG} voltages of 10 V or -10 V. f_T^0 is the cut-off frequency at $V_{BG} = 0$ V.

inverted carriers, leading to the well-known pinch-off effect.¹⁸ Due to the zero gap nature of graphene, such pinch-off effect is, strictly speaking, absent in this material. However, due to the vanishing density-of-states at the Dirac point, an analogous pinch-off effect can arise, albeit to a lesser degree. Indeed, quasi-saturation in the current characteristics of graphene devices has been observed and attributed to the quasi-Fermi level in the channel crossing the Dirac point.¹³ More recently, an NDR effect was also observed and explained within the same physical picture.^{14,15} Theory suggests that the contacts might also produce similar effects.¹⁹ The dual-gated transistor structure used in this study allows us to separate the effect of channel and contacts on the device performance. The insets of Figs. 4(a) and 4(b) show the drain current as a function of the drain voltage at various bottom gate voltages with $V_{TG} = 0.5$ V and $V_{TG} = -0.5$ V, respectively.

Both the top and bottom gates control the channel electrostatics in the device. The total charge induced is $Q_{total} = C_{TG}V_{TG} + V_{BG}C_{BG}$. The ratio between C_{BG} and C_{TG} can be extracted from the plot of top gate Dirac voltage as a function of bottom gate voltage, shown in Fig. 4(c). Here we get $C_{BG}/C_{TG} = 0.028$. Since $C_{TG} \gg C_{BG}$, i.e., the "total channel capacitance" is dominated by C_{TG} , we can define an effective gate voltage on the graphene channel

$$V_{eff} = Q_{total} / C_{total} \approx V_{TG} + V_{BG} \cdot C_{BG} / C_{TG}.$$
(1)

This effective gate voltage, V_{eff} , is simply the effective channel doping due to the combined dual gating. Relating the charge to voltage would be convenient in the subsequent discussion. It is also known that the doping of graphene underneath the metal contacts can be modulated by the bottom gate V_{BG} , which modifies the channel-contact resistances due to the presence of an electrostatic junction.^{20–28} Hence, by studying how g_m and g_D varies with V_{eff} and V_{BG} , we can gain insights into how the various device performance metrics are related to the channel and contact electrostatics.

The corresponding device output conductance $g_D = dI_D/dV_D$ as a function of V_D is plotted in Figs. 4(a) and 4(b) for electron and hole dominated transport, respectively. At different combinations of V_{TG} and V_{BG} , a minimum output conductance is observed, which occurs at different V_D , herein denoted as $V_{D,min}$. The inset of Fig. 4(d) plots $V_{D,min}$ as function of V_{BG} , and Fig. 4(d) plots $V_{D,min}$ as a function of V_{eff} . In the latter, both the electron and hole curves overlap one another. This suggests that the mechanism for minimum device output conductance is channel-dominated, rather than contact-dominated. The fitting shown in Fig. 4(d) indicates that the device minimum output conductance occurs when



FIG. 4. (a) Output conductance g_D as a function of drain voltage at V_{TG} = 0.5 V for graphene RF device with channel length of $0.7\mu m$. The inset shows the drain current as a function of drain voltage at $V_{TG} = 0.5 \text{ V}$. (b) Output conductance g_d as a function of drain voltage at $V_{TG} = -0.5 \,\mathrm{V}$ for graphene RF device with channel length of $0.7\mu m$. The inset shows the drain current as a function of drain voltage at $V_{TG} = -0.5$ V. (c) Top gate Dirac voltage as a function of the bottom gate voltage. From this plot, $C_{BG}/C_{TG} = 0.028$ is extracted. (d) Drain voltage at minimum output conductance $V_{D,min}$ as a function of V_{eff} . The inset shows the drain voltage at minimum output conductance $V_{D,min}$ as a function of bottom gate voltage. The symbols are measured data and the line is the linear fitting for both electron and hole data sets. (e) Illustration of drain current as a function of drain voltage. The inset shows the band diagram of the graphene channel at a constant total effective gate voltage $(V_{eff} > V_{eff_Dirac}, \text{ i.e., electrons})$ at different drain biases $V_D = 0$ V, $V_D =$ $V_{eff}, V_D = 2V_{eff}, \text{ and } V_D > 2V_{eff}.$ The solid lines represent the local Fermi energy along the channel and the dashed lines represent the position of the local Dirac point in the graphene band structure. (f) Minimum output conductance as a function of bottom gate voltage at $V_{TG} = 0.5 V$ and $V_{TG} = -0.5 \,\mathrm{V}.$

 $V_D \approx 1.2 V_{eff}$. We explain this behavior in terms of the channel electrostatics below.

Fig. 4(e) illustrates the drain current as a function of drain voltage and energy band diagram of the graphene channel for different drain voltages V_D . In the limit where $V_D \approx 0$, the channel electrostatics is mainly controlled by the gate, with the dominant carrier being electrons. Here, the channel behaves like an ohmic resistor where current increases linearly with V_D . When $V_D \approx V_{eff}$, the graphene at the drain contact reaches charge neutrality, and the channel resistance is dominated by this maximum local resistance. With increasing V_D , the charge neutrality point migrates deeper into the channel. This results in a roll-off of the drain current. This trend continues until $V_D > 2 V_{eff}$, where the channel doping becomes inverted from electron- to holedominated transport with the charge neutrality point passing the middle of the channel. Thereafter, the drain current begins to increase again. This line of reasoning explains the observed behavior shown in Fig. 4(d), i.e., that the minimum g_D occurs when V_D is between V_{eff} and $2V_{eff}$.

The minimum g_D as a function of bottom-gate voltage is plotted in Fig. 4(f). It is observed that the minimum g_D substantially improves when $|V_{BG} - V_{BG_Dirac}|$ increases. This is because that, as the $|V_{BG} - V_{BG_Dirac}|$ increases, the bottom gate gains more control on the device, and as a result, the drain current is less influenced by the drain voltage giving a lower minimum output conductance.

Note the minimum output conductance g_D is positive in these cases, due to the low gate voltage used for these measurement ($V_{TG} = \pm 0.5$ V and $V_{BG} = -30$ V $\sim +30$ V), so that the minimum output conductance can be observed in relatively low drain voltage range to avoid stressing the device during measurement. Similar to the case of single gate devices,¹⁵ we can derive that for a given ratio of $\sigma_{\min}/C_{total}\mu$ (where σ_{\min} is minimum conductivity, C_{total} is the total capacitance per unit area, and μ is the channel mobility), the total gate voltage $\tilde{V}_{GS} = V_{eff} - V_{eff_Dirac}$ needs to be larger than $\sqrt{8}\sigma_{\min}/C_{G}\mu$ so that negative differential resistance can develop. Typically, the thinner the gate dielectric and the lower the charge impurities in the substrate, the lower the $\sigma_{\min}/C_{total}\mu$ value and consequently the wider the operating window for negative differential resistance.

C. Maximum oscillation frequency and intrinsic gain

The maximum oscillation frequency f_{max} of the device was also investigated. Fig. 5(a) shows typical results on the maximum available gain (MAG) as a function of frequency in a graphene device with 0.4 μ m gate length under -30 V bottom gate bias. The maximum oscillation frequency f_{max}



FIG. 5. (a) MAG as a function of frequency of a graphene device with 0.4 μ m gate length under -30 V bottom gate bias. A maximum oscillation frequency f_{max} of 30 GHz is extracted from this plot. (b) f_{max} as a function of top gate voltage at various bottom-gate voltages. (c) Peak f_{max} as a function of bottom gate voltage for electrons and holes.

is obtained when MAG = I. Fig. 5(b) shows f_{max} as a function of top gate voltage at various bottom gate voltages. The peak f_{max} as a function of bottom gate voltage is summarized in Fig. 5(c). Similar to the cut-off frequency f_T , the f_{max} also improves, when V_{BG} is tuned towards the same polarity as V_{TG} . The f_{max} is given by $f_{max} \approx f_T/\sqrt{4g_D(R_s + R_G) + 8\pi C_g R_G f_T}$, where R_s is the series resistance, R_G is the gate resistance, C_g is the gate capacitance, and $g_D = dI_D/dV_D$ is the output conductance. Therefore, when V_{BG} is tuned towards the same polarity as V_{TG} , f_T increases while g_D decreases, resulting in the increase of f_{max} .

The intrinsic gain is another important figure-of-merit for RF device. It is defined as *intrinsic gain* = $|g_m/g_D|$, where g_m and g_D are the trans-conductance and output conductance, respectively. They are defined as $g_m = dI_D/dV_G$ and g_D = dI_D/dV_D , where I_D is the drain current, V_G and V_D are the gate and drain voltages. Fig. 6(a) shows the intrinsic gain as a function of top gate voltage at various bottom gate voltages. The peak gain as a function of bottom gate voltage is



FIG. 6. (a) Intrinsic gain as a function of top gate voltage at various bottom-gate voltages in a graphene device with gate length of 0.7μ m. (b) Maximum intrinsic gain as a function of bottom gate voltage for electrons and holes.

summarized in Fig. 6(b). We can see that the intrinsic gain increases dramatically as the bottom gate voltage is tuned towards the same polarity as V_{TG} . In particular, when the bottom gate voltage decreases from zero to -30 V, the intrinsic gain increases from 0.55 to 1.90, i.e., the intrinsic gain at $V_{BG} = -30$ V is 3–4 times as high as the intrinsic gain at $V_{BG} = 0$ V. This is because that, when V_{BG} is tuned towards the same polarity as V_{TG} , g_m increases while g_D decreases which results in a significant increment of intrinsic gain.

Since graphene is a zero band-gap material that has no device pinch-off, achieving high intrinsic gain and high f_{max} has been a challenging problem.^{12,29} Tuning the bottom gate bias provides a way to boost intrinsic gain and f_{max} .

IV. CONCLUSION

In summary, we find that a proper balance of the top gate and bottom gate biases in a dual gate structure can significantly influence the RF device performance. Tuning the doping of graphene underneath the metal contacts and in the under-lap region by a bottom gate can enhance or degrade the cut-off frequency dramatically, especially in the case of channel down-scaled devices. Percentage wise the maximum cut-off frequency increases more than ten times when the channel length is scaled down from 0.7 to 0.06μ m. The current saturation, however, depends on the total effective gate voltage produced by the top and bottom gate bias. When the drain voltage is comparable to the total effective gate voltage, the output transconductance reaches a minimum. The minimum output conductance is reduced as the bottom gate bias increases, due to the stronger control of the channel from the bottom gate, which lessens the influence of the drain voltage on the drain current. When the bottom gate voltage is tuned towards the same polarity as the top gate voltage, the maximum oscillation frequency (f_{max}) and intrinsic gain significantly improve. The intrinsic gain can become 3-4 times as high as the gain without a bottom gate bias. Bottom gate tuning to enhance the f_{max} and gain will be a very important element to enable graphene devices to be of practical use.

ACKNOWLEDGMENTS

We would like to thank J. Bucchignano and S. Dawes for their contributions to device fabrication. We also thank Y. Wu, Y-M. Lin, M. Freitag, F. Xia, H. Yan, and V. Perebeinos for their insightful discussions and help on this project. The authors would also like to thank DARPA for partial financial support through the Open Manufacturing Program (contract number HRs0011-12-C-0038).

- ¹A. K. Geim and K. S. Novoselov, Nature Mater. **6**(3), 183–191 (2007).
- ²K. I. Bolotin, K. J. Sikes, Z. Jiang, M. Klima, G. Fudenberg, J. Hone, P. Kim, and H. L. Stormer, Solid State Commun. **146**(9–10), 351–355 (2008).
- ³X. Du, I. Skachko, A. Barker, and E. Y. Andrei, Nat. Nanotechnol. **3**(8), 491–495 (2008).
- ⁴J.-H. Chen, C. Jang, S. Xiao, M. Ishigami, and M. S. Fuhrer, Nat. Nanotechnol. **3**(4), 206–209 (2008).
- ⁵Y. Wu, K. A. Jenkins, A. Valdes-Garcia, D. B. Farmer, Y. Zhu, A. A. Bol, C. Dimitrakopoulos, W. Zhu, F. Xia, P. Avouris, and Y.-M. Lin, Nano Lett. **12**(6), 3062–3067 (2012).
- ⁶Y. M. Lin, C. Dimitrakopoulos, K. A. Jenkins, D. B. Farmer, H. Y. Chiu, A. Grill, and P. Avouris, Sci. 327(5966), 662 (2010).
- ⁷L. Liao, Y.-C. Lin, M. Bao, R. Cheng, J. Bai, Y. Liu, Y. Qu, K. L. Wang, Y. Huang, and X. Duan, Nat. **467**(7313), 305–308 (2010).
- ⁸J. S. Moon, D. Curtis, M. Hu, D. Wong, C. McGuire, P. M. Campbell, G. Jernigan, J. L. Tedesco, B. VanMil, R. Myers-Ward, C. Eddy, and D. K. Gaskill, IEEE Electron Device Lett. **30**(6), 650–652 (2009).
- ⁹H. Wang, A. Hsu, J. Wu, J. Kong, and T. Palacios, IEEE Electron Device Lett. **31**(9), 906–908 (2010).
- ¹⁰Y.-M. Lin, A. Valdes-Garcia, S.-J. Han, D. B. Farmer, I. Meric, Y. Sun, Y. Wu, C. Dimitrakopoulos, A. Grill, P. Avouris, and K. A. Jenkins, Sci. 332(6035), 1294–1297 (2011).
- ¹¹S.-J. Han, K. A. Jenkins, A. Valdes Garcia, A. D. Franklin, A. A. Bol, and W. Haensch, Nano Lett. **11**(9), 3690–3693 (2011).
- ¹²Y. Wu, Y.-M. Lin, A. A. Bol, K. A. Jenkins, F. Xia, D. B. Farmer, Y. Zhu, and P. Avouris, Nat. 472(7341), 74–78 (2011).
- ¹³I. Meric, M. Y. Han, A. F. Young, B. Ozyilmaz, P. Kim, and K. L. Shepard, Nat. Nanotechnol. 3(11), 654–659 (2008).
- ¹⁴S.-J. Han, D. Reddy, G. D. Carpenter, A. D. Franklin, and K. A. Jenkins, ACS Nano 6(6), 5220–5226 (2012).
- ¹⁵Y. Wu, D. B. Farmer, W. Zhu, S.-J. Han, C. D. Dimitrakopoulos, A. A. Bol, P. Avouris, and Y.-M. Lin, ACS Nano 6(3), 2610–2616 (2012).
- ¹⁶X. Li, W. Cai, J. An, S. Kim, J. Nah, D. Yang, R. Piner, A. Velamakanni, I. Jung, E. Tutuc, S. K. Banerjee, L. Colombo, and R. S. Ruoff, Sci. **324**(5932), 1312–1314 (2009).
- ¹⁷S. Kim, J. Nah, I. Jo, D. Shahrjerdi, L. Colombo, Z. Yao, E. Tutuc, and S. K. Banerjee, Appl. Phys. Lett. **94**(6), 062107 (2009).
- ¹⁸Y. Taur and T. H. Ning, *Fundamentals of Modern VLSI Devices* (Cambridge University Press, 1998).
- ¹⁹R. Grassi, T. Low, A. Gnudi, and G. Baccarani, IEEE Trans. Electron. Devices **60**(1), 140–146 (2013).
- ²⁰F. Xia, V. Perebeinos, Y.-M. Lin, Y. Wu, and P. Avouris, Nat. Nanotechnol. 6(3), 179–184 (2011).
- ²¹D. Berdebes, T. Low, S. Yang, J. Appenzeller, and M. S. Lundstrom, IEEE Trans. Electron. Devices 58(11), 3925–3932 (2011).
- ²²Y.-M. Lin, H.-Y. Chiu, K. A. Jenkins, D. B. Farmer, P. Avouris, and A. Valdes-Garcia, IEEE Electron Device Lett. **31**(1), 68–70 (2010).
- ²³Y. Wu, V. Perebeinos, Y.-M. Lin, T. Low, F. Xia, and P. Avouris, Nano Lett. **12**(3), 1417–1423 (2012).
- ²⁴T. Low, H. Seokmin, J. Appenzeller, S. Datta, and M. S. Lundstrom, IEEE Trans. Electron. Devices 56(6), 1292–1299 (2009).
- ²⁵S.-J. Han, Z. Chen, A. A. Bol, and Y. Sun, IEEE Electron Device Lett. 32(6), 812–814 (2011).
- ²⁶Z. Chen and J. Appenzeller, paper presented at the Symposium on VLSI Technology, 2009.
- ²⁷D. B. Farmer, R. Golizadeh-Mojarad, V. Perebeinos, Y.-M. Lin, G. S. Tulevski, J. C. Tsang, and P. Avouris, Nano Lett. 9(1), 388–392 (2008).
- ²⁸L. M. Zhang and M. M. Fogler, Phys. Rev. Lett. **100**(11), 116804 (2008).
- ²⁹Y.-M. Lin, K. Jenkins, D. Farmer, A. Valdes-Garcia, P. Avouris, C.-Y. Song, C. H.-Y. Chiu, and B. Ek, paper presented at the IEEE International Electron Devices Meeting (IEDM), 2009.